#

picorv32

Here are 23 public repositories matching this topic...

efabless / caravel

Caravel is a standard SoC harness with on chip resources to control and read/write operations from a user-dedicated space.

magic yosys caravel picorv32 openroad vexriscv openram sky130

Updated Dec 10, 2024
Verilog

efabless / caravel_mpw-one

Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.

magic yosys caravel picorv32 openroad openram sky130

Updated Feb 22, 2022
Verilog

akilm / Physical-Design

Physical Design Flow from RTL to GDS using Opensource tools.

opensource raven chip yosys risc-v picorv32 physical-design pad-cells

Updated Nov 23, 2020

wuhanstudio / picorv32_tang

A 32-bit RISC-V SoC on FPGA that supports RT-Thread.

fpga risc-v rt-thread picorv32

Updated Oct 3, 2023
Python

SHA256-Accelerator-Hardware

antonson-j1 / SHA256-Accelerator-Hardware

This project aims at implementing an hardware accelerator peripheral for SHA256 hashing algorithm with AXI4 interfacing with PicoRV32 CPU. The project focuses on multiple implementations of the accelerator with gradual improvements through spatial pre-computation techniques and pipelining. The SHA256 accelerators are implemented using Verilog an…

verilog sha256 risc-v picorv32 sha256-hash

Updated Dec 12, 2021
Verilog

wuhanstudio / picorv32_EG4S20

A 32-bit RISC-V SoC on FPGA that supports RT-Thread.

rt-thread picorv32 picosoc lichee-tang

Updated Oct 3, 2023
Verilog

michg / riscv32_lcc

linker assembler riscv verilog lcc picorv32

Updated Oct 24, 2020
C

michg / riscv32_beluga

c compiler beluga with riscv32 backend

linker assembler riscv verilog-hdl lcc picorv32

Updated Nov 10, 2018
C

wuhanstudio / picorv32_MXO2

A 32 bit RISC-V SoC (picorv32) on Lattice MXO2 (step fpga)

picorv32 picosoc lattice-mxo2

Updated Jan 18, 2021
Verilog

Jesus89 / picorv32-c-examples

C examples for picorv32 CPU

raspberry-pi icestorm picorv32 icoboard

Updated Jan 15, 2016
C

MuratovAS / icesugar-riscv

A RiscV verilog project for Lattice FPGA using VSCode. With the function of automated installation Toolchain

toolchain fpga code ide vscode riscv verilog lattice ice40 picorv32 icarus riscv32 icebreaker ecp5 picosoc icesugar

Updated Apr 2, 2023
Verilog

RISCV-MYTH-WORKSHOP / riscv-myth-workshop-sep23-fayizferosh

5 Day RISC-V pipelined core development using TL-Verilog workshop by VSD

c gcc asm verification gcc-complier verilog risc-v rv32i picorv32 riscv32 riscv-emulator tl-verilog makerchip

Updated Oct 18, 2023
Verilog

majorlin / xloader

Xilinx FPGA loader

verilog bootloader risc-v xilinx-fpga picorv32

Updated Apr 19, 2020
Verilog

atx / gps-freq-counter

Frequency counter using a GPS receiver PPS output as its reference

fpga gps riscv picorv32

Updated Jul 21, 2018
Scala

brown9804 / NexysDDR4-RISC-V_picorv32

Using VIVADO, Nexys DDR 4 board with RISC-V PicoRV32 CPU

vivado risc-v picorv32 nexys4ddr

Updated Nov 14, 2024
Verilog

filiparag / ftn-riscv-mcu

Softcore microcontroller with peripherals based on PicoRV32

c firmware vhdl verilog risc-v picorv32 optiboot stk500 rv32im max1000

Updated Sep 4, 2024
Verilog

lnis-uofu / OpenFPGA-Softcores

Co-architect 32-bit open-source RISC-V soft-cores for improved FPGA implementations

picorv32 openfpga ibex vexriscv

Updated Jul 3, 2022
Python

michg / cparserlibfirm_riscv32

libfirm verilog cparser picorv32 riscv32 softfloat

Updated Jul 5, 2019
C

tmahlburg / picosoc-basys3

Wrapper module for the PicoSoC to support the Digilent Basys 3

verilog xilinx vivado risc-v basys3 picorv32 digilent artix artix-7 picosoc

Updated Apr 27, 2021
Verilog

JunnanLi / picoSoC

SoC of PicoRV32i

fpga verilog uart picorv32

Updated Dec 5, 2021
Verilog

Improve this page

Add a description, image, and links to the picorv32 topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the picorv32 topic, visit your repo's landing page and select "manage topics."